Abstract --In this paper, the concept of page-oriented reading for the next generation optical storage devices is introduced. The design of a read head device that is capable of simultaneously reading a page of 32 by 32 bit optical data is conceived. The feasibility of the design is analyzed, presented along with the current progress in implementing the entire system.
I. Introduction
Over the passing decade, people have witnessed the great expansion of the volume in optical storage memory. It is forecasted that the optical storage requirements are expected to reach the terabyte (IO") level for personal users, and the petabyte (IO") level for database based applications [l]. It is never applicable to use the conventional-hit serial methods to access optical memory in such a high storage capacity. Therefore, the quest for the development of the page-oriented optical storage is presented, which stores the data in a 2-D page format instead of serial bit. Although the page-oriented storage media has been well under developed, little has been approached to the development of a page-oriented read head device, which interfaces between these ultra-high-density storage and the existing electronic host computer. In our work, we explore the implementation of such a read head device to read and process data in a page-oriented format.
Charged coupled device (CCD) arrays have been used nowadays to perform the OE signal conversion and data transfer [4] . Although they can receive optical data in parallel, conventional CCD arrays are inherently in serial output format, which limits the system data transfer rate. Therefore, we presented the CMOS based photoreceiver array to overcome this limitation. A CMOS based photodetector will be integrated monolithically onto each photoreceiver circuit as one pixel, and a 2-D pixel array will be formed to realize the page-mode read.
There are many challenges in implementing such a system. First, the mismatch between the word-oriented bus architecture of current computer system and the page-oriented format of data implicates that some data control units should be included into the chip to convert the page-mode data to word format. Second, in our design, we need to form a 32 by 32(1Kbits) photoreceiver array. The size of the photoreceiver circuit should be impact and ideal for two-dimensional integration. Power consumption also has to be carefully considered during the pixel design. Last, and the most critical one, is the high sensitivity requirement for the CMOS photoreceiver circuit. The illumination power from the POM is very low, around hundreds of nWs so far. While there is some evidence showing the possible receiver design in this range [I] , the frequency response is horribly slow (several kHz), which thwarts the massive parallelism of page-oriented reading. The tradeoff between sensitivity and speed obviously limits the performance of CMOS photoreceiver circuit. Fortunately however, the parallel reading nature of the readhead will compromise the need of high speed on highly sensitive CMOS photoreceiver. The speed for the receiver circuit can be downgraded to page to bus size ratio. For example, at the 133MHz 32bit bus speed, for a 32 by 32 photoreceiver array, the minimum responsive speed for photoreceiver is 133MHz
In this paper, we present our design of the high sensitivity photoreceiver circuit, as well as the control circuit that transfers the 32 by 32 bit page of data orderly and correctly to the electronic host computer. Some simulation results are also illustrated here to verify our design. The chip is designed for implementation under a 0 . 3 5~ CMOS technology.
For a Vdd=5V system, the starting operation point for the transistor is 3.W. In order to give a strong feedback, we set it to Vdd. Followed the first stage there is a differential amplifier with 2 common source amplifiers, which amplify the input signal to get a higher gain.
11. System Implementation Our objectives are to design the photoreceiver circuit with the sensitivity in order of a few hundred nWs, with a speed over 5MHz. Then by replicating the individual cell to form the array, it can read a 32 by 32 bit page of data at a time and transfer the 32 words (each 32 bit length) one by one to the external computer data bus. The system bus speed is targeting at 100MHz.
A CMOS based photodetector has been designed, as shown in Fig 1. It uses the P-diffusion to N-well junction as active region. The N-well is tied to Vdd and the P-diffusion is connected to the following receiver circuit. It possesses a high operation speed due to the shallow P-diff to N-well junction, while suffers a relatively low responsivity. The model device has been simulated and fabricated under AMI 1.Spm process. The 2-D device speed over lGHz which is far more than enough for our application. The responsivity can he improved by increasing and interdigitizing the P-diff regions and setting the finger spacing to an optimum value of 7 pm. Test on the detector shows a responsivity of 0.04AIw [2] .
The. photoreceiver comprises the most sensitive electronics of the CMOS chip due to the high gain and bandwidth required from it. The circuit is shown in Fig 2. It consists of three primary stages: The first stage is a transimpedance pre-amplifier [3] , which performs the conversion from current signal to voltage signal. A P-MOS transistor is connected between the input and output of a push-and-pull amplifier to give the feedback mechanism. The main reason to choose a transistor as the feedback resistor is its compactness and the adjustable value of feedback resistance via the transistor gate voltage. 
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clock signal for all pixels in the array. The output of each pixel in one column is connected together to the data bus.
After system resetting (REST="I"), the control logic will pass the selection signal ("1") from CO to C32. At the first clock cycle, CO is effective, and all pixels are clocked and the optical data from the optical memory are latched into each pixel. Then during the following 32 clock cycles, each row's ENAi signal will take effect and transfer the valid word-oriented data to the system bus. After these stages, the system will recycle and read in the next page of data. The shift register will relay the "ENA" signal for each row. In addition, it receives "Halt" signal out-chip to suspend the operation. Another "Stop" signal will also he provided for CPU to bypass the reading during the " C O effective cycle. Shift register implemented by 0.35pm shows stable operation under lOOMHz input clock signal.
Buffer stages are added at each output of the shift register to drive the load of pixel rows as well as the clock inputs of all the pixels'. One chip depending on above design is processed by AMI 1.5pm technology provided by MOSIS Education free fabrication tun. By limitation of tiny chip area, only an array of 8 by 8 pixels was realized on the chip. Test results show the responsivity of the photodetector is 0.041A/W and the threshold power to toggle the receiver from OV to 5V is 770nW. An average current of 16.5mA ~
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is measured during array operation. The average power consumption correspondingly is 82.6mW. The maximum clock speed for reliable operation of the array is 45.5MHz. Based upon these figures, the system throughput of the photoreceiver array reaches 298.7MBps. Larger array can be realized and data rate will he multiplied by a factor of the array size to current array size (8x8).
Conclusion
In this paper, the design of a 32 by 32 bit CMOS based optical read head has been introduced, which can be used as a practical interface between the Page Oriented Memory and the electronic host computer. Simulation reveals that a receiver circuit with sensitivity of 1kW and operation speed of 5.25MHz has been achieved by 0.35pm CMOS technology. The digital control unit has also been designed and integrated onto the chip. Test on the model chip reveals the correct operation of the receiver circuit and the array. A throughput of 298.7MBps is achieved by the 8 x 8 array.
